## WHAT IS CLAIMED IS:

2

1	7\	atatia	random	200000	mamaru	derrice	comprising:
⊥.	~	Statit	Landoni	access	memor y	device,	comprising.

- a first bias voltage contact biasable to a first potential;
- a second bias voltage contact biasable to a second potential
- 4 that differs from said first potential; and
- a well having channels formed therein and connected to one of
- 6 said first and second bias voltage contacts based on a transistor
- 7 characteristic of said SRAM device that bears on static noise
- 8 margin and write trip voltage.
  - 2. The device as recited in Claim 1 further comprising a
- 2 fuse circuit that connects said well to said one.
  - 3. The device as recited in Claim 1 further comprising a
- 2 conductor in an interconnect layer of said device that connects
- 3 said well to said one based on a position of said conductor.
  - 4. The device as recited in Claim 1 further comprising a
- 2 bond pad that connects said well to said one.
- 5. The device as recited in Claim 1 wherein said device is
- 2 couplable to a switch that connects said well to said one.

- 6. The device as recited in Claim 1 wherein said first
- 2 potential is a chip supply voltage and said second potential is an
- input/output buffer supply voltage.
  - 7. The device as recited in Claim 1 wherein a built-in self
- 2 test system determines said one.

- 8. A method of manufacturing a static random access memory device, comprising:
- 3 providing a substrate;
- forming in said substrate a well having a first dopant type;
- forming in said well a transistor array including at least one
- 6 channel having a second dopant type opposite said first dopant
- 7 type;

2

- 8 determining a transistor characteristic of said transistor
- 9 array that bears on static noise margin and write trip voltage; and
- 10 connecting said well to one of a first bias voltage contact
- 11 biasable to a first potential or a second bias voltage contact
- 12 biasable to a second potential based on said transistor
- 13 characteristic.
  - 9. The method as recited in Claim 8 wherein said connecting
  - 2 comprises connecting said well to said one with a fuse circuit of
  - 3 said device.
    - 10. The method as recited in Claim 8 wherein said connecting
  - 2 comprises connecting said well to said one with a conductor in an
  - 3 interconnect layer of said device.

- The method as recited in Claim 8 wherein said connecting
   comprises connecting said well to said one with a bond pad of said
   device.
- 12. The method as recited in Claim 8 wherein said connecting comprises connecting said well to said one with a switch coupled to said device.
- 13. The method as recited in Claim 8 wherein said first
  2 potential is a chip supply voltage and said second potential is an
  3 input/output buffer supply voltage.
- 14. The method as recited in Claim 8 further comprising2 determining said one with a built-in self test system.

- 15. A static random access memory device, comprising:
- 2 a substrate;
- a well located in said substrate and having a first dopant
- 4 type;
- a transistor array located in said well and including channels
- 6 having a second dopant type opposite said first dopant type;
- a first bias voltage bus proximate said transistor array and
- 8 biasable to a chip supply voltage; and
- a second bias voltage bus proximate said transistor array and
- 10 biasable to an input/output buffer supply voltage that differs from
- said chip supply voltage, a well having channels formed therein and
- connected to one of said first and second bias voltage contacts
- based on a transistor characteristic of said transistor array that
- 14 bears on static noise margin and write trip voltage.
  - 16. The device as recited in Claim 15 further comprising a
- 2 fuse circuit that connects said well to said one.
  - 17. The device as recited in Claim 15 further comprising a
- 2 conductor in an interconnect layer of said device that connects
- 3 said well to said one.
  - 18. The device as recited in Claim 15 further comprising a
- 2 bond pad that connects said well to said one.

19. The device as recited in Claim 15 wherein said device is couplable to a switch that connects said well to said one.

-21-